

Verilog Modelling: 1- Gate level Modelling: Primitives (and, or, not...), VDF, 2- Dataflow Modelling: Continuous assignment, logic, arithmetic and conditional operators. 3- Behavioral Modelling: always @*, if-else, case. Behavioral modelling used for complex circuit, and primarily used for sequential circuit. ⇒ 1- Initial Statement, 2- Always statement. Procedural Statement: 1- always (signal, signal) infer combinational logic 2- Always @* sensitive the all signals read within procedure. 3- always @ (posedge signal, negedge signal) infer sequential logic.

```

module mux2-1-if-else
  input wire a,
  " " b,
  output reg sel,
  y;
  always @* begin
    if (sel == 1) begin
      y = a;
    end
    else begin
      y = b;
    end
  end
endmodule
  
```

Port range-vector

```

module Mux4to1
  input wire [1:0] sel,
  " " a,
  " " b,
  " " c,
  " " d,
  output reg y;
  always @* begin
    case (sel)
      2'b00: y = a;
      2'b01: y = b;
      2'b10: y = c;
      2'b11: y = d;
    endcase
  end
endmodule
  
```

1- Instantiating: generate the clock at every #5 toggle, means 10ns clk period, 2- initial: blocks process statements one time, 3- forever: infinite loop continuously executes the statement or stat group.

```

module tb-dff();
  reg d, clk;
  wire q;
  // instantiate
  DFF uut(.clk(clk),...);
  initial begin
    d = 0; #10;
    d = 1; #10;
    d = 0; #10;
    d = 0; #10;
  end
  forever #1 clk = ~clk;
end
  
```

blocking - nonblocking assignments: (=) blocking, (<=) non-blocking. Blocking statements are executed sequentially, one after the other, within the same time step. We use this typically at combinational circuit. Nonblocking execute concurrently at the end of time step. Usage typically sequential logic, such as ff. capture values simultaneously.

Example design flow: High-Level and Logic Design: Create the architecture, specify and implement required system behaviour. Verification: Confirm that design meets the specification. Logic Synthesis: Convert high-level description into a gate level logical net-list Physical Implementation. ⇒ Specification ⇒ functional design ⇒ Synthesis ⇒ gate level net-list. (Yosys), (Cwin Synthesis), (Vivado), (Quartus)

Finite State Machine: FSM: A computational model with finite state machine. Outputs: Generate based on current state (Moore) or state + inputs (Mealy) Moore Machine: Outputs depends only on current state. More stable, output changes only on clk edges. Mealy Machine: Outputs depends on current state and inputs. Faster response, but can have glitches.

HOL: 1- Initial idea was to create a language that could simulate digital circuit, 2- Later verilog used design logic circuits using that are based around a matrix of configurable (CLB's) connected via programmable interconnects. Logic Circuit VS FPGA: FPGAs are semiconductor devices med after manufacturing. CLB (Configurable Logic Block): three essential elements consist of LUT's, multiplexer, flipflops. LUT's the primary elements that can implement the logical function (combinatorial). Multiplexer is used to select data output between combinational and sequential logic. So, (combo and sequential, ff together we can implement all type of logic functions.

Let's are on if values are zero. Ledleri yokmaki için sıfır yapacağız. Common anode (1.8V) (pinler ⇒ 16-15-14-13-11-10) Button pins are 32 signal pins, 17 pins, 18 pins. S2=3. pin S3=4. pin

27MHz clock pin in the xtal (crystal oscillator) pin=52. Write code inside. Process tab (reset layout if need). Synthesis - con-figuration - Oval purpose - use Done - Click synthesis. Floor planer - CST file YES - Package view and I-O constraints

```

module and-gate
  input wire a, b;
  output wire out;
  and G0(out, a, b);
endmodule

module halfadder
  input wire a, b;
  output wire sum, carry;
  assign sum = ~(a & b);
  assign carry = (a & b);
endmodule

module if-else
  input wire a;
  output reg [5:0] b;
  always @* begin
    if (a == 0)
      b = 6'b000000;
    else
      b = 6'b111111;
  end
endmodule

module conditional-assign
  input wire a;
  output reg [5:0] b;
  always @* begin
    case (a)
      1'b0: b = 6'b000000;
    endcase
  end
endmodule
  
```

```

// Equality check
module button-led
  input wire button3,
  " " button4,
  output reg led;
  always @* begin
    case (button3)
      button4: led = 0; // equal
      default: led = 1; // non-equal
    endcase
  end
endmodule

module decoder2-to4
  input wire button3,
  " " button4,
  output reg [3:0] led;
  always @* begin // active low
    case ({button3, ~button4})
      2'b00: led = 4'b1110;
    endcase
  end
endmodule

module blinkled
  input clk,
  output reg [5:0] leds;
  localparam WAIT_TIME = 27000000;
  reg [31:0] clockCounter = 0;
  always @ (posedge clk) begin
    clockCounter <= clockCounter + 1;
    if (clockCounter == WAIT_TIME) begin
      clockCounter <= 0;
      leds <= ~leds;
    end
  end
endmodule
  
```

```

module counter6bit
  input clk,
  " " rst, // active-low
  output [5:0] led;
  localparam wait = 27000000;
  reg [5:0] ledCounter;
  reg [31:0] clkCtr = 0;
  always @ (posedge clk) begin
    clkCtr <= clkCtr + 1;
    if (clkCtr == wait) begin
      clkCtr <= 0;
      ledCounter <= 0;
    end
  end
endmodule
  
```

```

module counter6bit
  input clk,
  " " rst, // active-low
  output [5:0] led;
  localparam wait = 27000000;
  reg [5:0] ledCounter;
  reg [31:0] clkCtr = 0;
  always @ (posedge clk) begin
    clkCtr <= clkCtr + 1;
    if (clkCtr == wait) begin
      clkCtr <= 0;
      ledCounter <= 0;
    end
  end
endmodule
  
```

```

module counter6bit
  input clk,
  " " rst, // active-low
  output [5:0] led;
  localparam wait = 27000000;
  reg [5:0] ledCounter;
  reg [31:0] clkCtr = 0;
  always @ (posedge clk) begin
    clkCtr <= clkCtr + 1;
    if (clkCtr == wait) begin
      clkCtr <= 0;
      ledCounter <= 0;
    end
  end
endmodule
  
```


```

module counter6bit
  input clk,
  " " rst, // active-low
  output [5:0] led;
  localparam wait = 27000000;
  reg [5:0] ledCounter;
  reg [31:0] clkCtr = 0;
  always @ (posedge clk) begin
    clkCtr <= clkCtr + 1;
    if (clkCtr == wait) begin
      clkCtr <= 0;
      ledCounter <= 0;
    end
  end
endmodule
  
```


UART, I2C, CAN etc. • Vart transmit example => 8N1, 0_start - 8bit_data - 1stop total 10 bits

High on/dio
Low start bit
data bit 0
1
3
5
6
7
High stop bit

Tang Nano IP cores Gowin and our design partner provide proven intellectual property (IP) for various market segment and application to accelerate your design innovation, simply your work and let you focus on your key competence. **PLL (Phase Locked Loop)**, which is used to generate multiple clocks with defined phase and frequency relationship to a given input clk. 27MHz clk at pin 32 from internal 27MHz clk.



The Van Neumann architecture or Princeton architecture - is a computer architecture based on 1945 description by van Neumann, and by others, in the first draft of a report on the EDVAC. The document describe a design architecture for an electronic digital computer with these components.



Harvard architecture is named after the "Harvard Mark I" which was an IBM computer in Harvard. • Two buses, one for data transfer and one for instruction fetches, thus faster. SUB, LDI, NOP, JMP etc. converted into 16-bit MCU instruction • assembly instruction add

opcode • 4-6 bit instruction, 2x5 bit register address (ADD) • general purpose register: 5 bit address

MCU: Program Memory • General purpose registers for fast add-sub operation. • Opcode kept in flash memory

MYMCU DESIGN MCU design approaches: Architectural vs Behavioral

1- Architectural (Structural) Design: Describe hardware structure (how component are connected). Uses modules and instances to build hierarchy. • Focus on physical implementation

2- Behavioral Design: Describe functionality - what the circuit does • Uses algorithm and procedures • Focus on system behaviour.

- Combinational: Mux, Decoder, Rom, Async Rom, ALU - Sequential: Program counter, Register, Synchron Ram

```

module ROMC
input [3:0] address,
output reg [7:0] data
always @(*) begin
case(address)
4'h0: data = 8'h13;
4'h7: data = 8'h22;
default: data = 8'h00;
endcase
endmodule
  
```

```

// MYMCU: FETCH -> DECODE -> EXECUTE
// Fetch: Fetch state, the CPU retrieves the next instruction from memory. The address of instruction held in Program Counter (PC). After fetching instruction, the PC is incremented to point to the next instruction in memory.
// Decode: Decode state, CPU interprets the fetched instruction. The control unit decodes the instruction to determine what action are required. This involves identifying the opcode and any operands (data or addresses) that are part of the instruction.
// Execute: Execute state, CPU performs the operation specified by the decoded instruction. This could involve arithmetic or logical operation, data transfer between registers, memory access, or control operations like jumps or branches. The results of the operation are stored in the appropriate register, or memory locations.
AVR-RISC-V: Riscv is an open-source instruction set architecture (ISA) based on the principle of reduced instruction set computing (RISC-V). 1-Open Source, 2-Customizable, 3-Wide range of application, 4-Grainy ecosystem
// system clk 100MHz
// target freq 1032
// (100MHz/1032) * 25
parameter freq_div = 9699;
module mymcu
input wire clk;
output reg [7:0] data;
// testbench
timescale 1ns/1ps
module testbench();
reg a, b;
wire sel;
// instantiation
halfadder HA0(.a(a), .b(b), .sel(sel), .c(c));
endmodule
// dumpfile("dump.vcd");
// dumpvars;
// display("ab=c");
// monitor("ab=c");
endmodule
// assign wire EXPRESSION;
// net data type = wire, variable data type = reg, integer
or = not, & = and, | = or, ^ = xor
assign y = sel ? b : a;
  
```

In the **fetch** stage, where the cpu retrieves an instruction from memory and prepares the necessary signal. In the **decode** stage, CPU interprets the instruction. In the **execute** stage is when the cpu performs the operation specified by instruction. PC is the address of the next instruction.

```

module led_toggle (
input wire clk,
output reg led
);
reg [2:0] counter; // 3bit counter
always @(posedge clk) begin
  counter <= counter + 1;
  if (counter == 3'b111) begin
    led <= ~led;
  end
end
endmodule
  
```

```

// testbench
timescale 1ns/1ps
module testbench();
reg clk;
wire led;
led_toggle uut(.clk(clk), .led(led));
endmodule
  
```

```

initial begin
  clk = 0;
  forever #1 clk = ~clk;
end
initial begin
  $dumpfile("dump.vcd");
  $dumpvars;
  #100; // run all sim 100ns
  $finish;
end
endmodule
  
```

=> Verilog compiler
=> Vpp Sim run engine